Incorrect portmapping for SRGs with multiple circuit packs

The createPpPortMapping function resets the logical connection port index to 1 for every processed circuit pack in an SRG so that multiple physical ports (cp-name/port-name) are mapped to the same logical PP port. As a result, only the ports on the circuit pack processed last are available.